(Easy) Classic System Verilog Question

Good evening!

Hope you attempted our last question of the day on clock domain crossing. A very interesting and important topic!

Today’s question is a classic System Verilog question:

Explain the difference between reg, wire, and logic types in System Verilog and when are they used? Furthermore, when can logic type NOT be used, if at all?

Have fun!