(Medium) Assertion Question - FAANG

Good evening, debuggers…

Here is an SVA question I recently heard asked by a FAANG company: 

Suppose a and b are signals. Write a System Verilog assertion which checks that if a goes high then b should go low for 10 clock cycles and subsequently go high, but if a never goes high b should remain high (b is initially high).

Please comment your answers below by signing in.

Good luck!