(Hard) Constraint Problem - Meta

Write an System Verilog constraint to generate 4 non-overlapping memory regions of size 32, 64, 128, 256 in 4k memory region.


Reply

or to participate.